The electronic parameters and interface state properties of Yb/p-InP Schottky diode have been investigated by currentvoltage (IV), capacitancevoltagefrequency (CVf ) and conductancevoltagefrequency (GVf ) measurements at room temperature. The barrier height and ideality factor of the Yb/p-InP Schottky diode are found to be 0.68 eV (IV)/0.79 eV (CV) and 1.24, respectively. As well, the values of barrier heights, ideality factors and series resistance are estimated by Cheung and Norde methods are compared. Under forward bias conditions, ohmic and space charge limited conduction (SCLC) mechanisms are identified at low and higher voltages, respectively. The CV characteristics of the Yb/p-InP Schottky diode are also measured at different frequencies at room temperature. Further, the Cf and Gf measurements of the Yb/p-InP Schottky diode are performed at various biases. The interface state density N ss and relaxation time¸of the diode are estimated from the Cf and Gf measurements. The N ss and the¸show a decrease with bias from the top of the valence band toward the midgap. The profile of series resistance dependent on frequency and voltage confirms the presence of interface states in Yb/p-InP Schottky structure.
Introduction
Indium phosphide (InP) is an attractive semiconductor material for the fabrication of solar cells, laser diodes, photodetectors and high speed metalinsulatorsemiconductor field effect transistors (MISFETS), microwave sources and amplifiers operating at high power and high frequencies with low noise.
13) The formation of high quality metal semiconductor (MS) structure is very essential since the electrical characteristics of the Schottky barrier diode (SBD) strongly depend on the quality of MS interface. 48) Hence, the fabrication of Schottky contacts to InP with high barrier height and low-reverse leakage current is still a scientific challenge.
Many research groups have made attempts to investigate the electrical properties of p-InP Schottky barrier diodes using different metallization schemes.
915) For example, Singh et al. 9) investigated the electrical properties of Yb/pInP Schottky diode as a function of temperature, reported a high value of ideality factor (n) for MS diode than the MIS diode. Asubay et al. 10) studied the electrical characteristics of the as-deposited Au/p-InP/ZnAu Schottky diodes (SDs), reported that the barrier height varied from 0.58 to 0.72 eV and ideality factor n from 1.14 to 1.47 from the current voltage (IV) characteristics. Varenne et al. 11) investigated the electrical parameters of Pd and Au pseudo-Schottky contacts on p-InP as a function of metal species and thickness by IV measurements, reported that the pseudo-Schottky junctions exhibited a significant barrier height enhancement. Janardhanam et al. 12) prepared Ti/p-InP Schottky diode, and reported that the barrier height of 0.73 and 0.77 eV at 300 K by IV and CV measurements. Asubay 13) investigated the electrical characteristics of identically prepared Al/p-InP Schottky diodes using IV and CV measurements, and reported that the effective barrier heights were varied diode to diode ranging from 0.83 « 0.01 to 0.87 « 0.01 eV (IV) and 0.86 « 0.04 to 1.00 « 0.04 eV (CV). Ashok et al. 14) studied the electrical characteristics of Er/p-InP Schottky diodes at high temperature range (300400 K) by IV and CV techniques, they found that the barrier height, ideality factor and series resistance are strongly temperature dependent. Recently, Korucu et al. 15) investigated the current conduction mechanism in the Au/p-InP Schottky barrier diode. Also, they reported that the particular contact fabrication process produces a relatively high value of barrier height (0.78 eV) at room temperature.
There are, however, only limited works on rare-earth metal/p-InP Schottky barrier diodes have been investigated. 9, 13, 16) A good Schottky contact will induce a large barrier height and small leakage current that can lead to better device characteristics. The Schottky barrier diodes are significantly influenced by the quality of the interface between the deposited metal and the semiconductor surface to their performance and reliability. Therefore, in this work, an attempt is made to fabricate and characterize the ytterbium (Yb) Schottky contacts on p-type InP at room temperature. As far as we know, no one has investigated the electrical properties of Yb/p-InP Schottky barrier diode at room temperature. Ytterbium, rare-earth element is chosen as a Schottky contact to p-type InP because it has a low work function (2.63 eV) that can yield high Schottky barrier heights. In the present work, we report on the electrical properties of Yb/p-InP Schottky barrier diode at room temperature. The Schottky diode parameters such as barrier height () b ), ideality factor (n), and series resistance (R s ) are estimated using various analysis techniques (forward IV, CV, Cheung, and Norde methods) and discussed. Also, the possible forward current conduction mechanism of Yb/p-InP Schottky barrier diode is discussed.
Experimental Details
Zn-doped p-type InP wafers with a resistivity of 0.44 0.58 ³ cm (given by the manufacturer) were used in this work. Before making contacts, the p-type InP wafer was dipped in 5H 2 SO 4 + H 2 O 2 + H 2 O solution for 1 min to remove surface damage and undesirable impurities. Then, the sample was etched in HF : H 2 O (1 : 10) solution for 1 min to remove the native oxide from the surface of the wafer. The wafer was rinsed thoroughly in deionized (DI) water and then dried in N 2 flow. An ohmic contact on the backside of InP wafer was formed by deposition of high purity (99.99%) Pt with a thickness of about 40 nm. After the Pt deposition, the contact was annealed at 450°C for 1 min in N 2 ambient using a rapid thermal annealing (RTA) system. 40 nm thick rare-earth metal Yb was deposited on the polished side of InP wafer with a diameter of 500 µm through a stainless-steel mask of circular dots using an e-beam evaporation system. The Yb/p-InP Schottky diodes were prepared with different deposition rates (0.1, 0.2, 0.3 and 0.4 nm/s) and different deposition temperatures (room temperature, 50, 75 and 100°C) for 0.1 nm/s only. All evaporation processes were carried out under a vacuum pressure of 7 © 10 ¹6 mbar. The IV, capacitancevoltagefrequency (CVf ) and conductancevoltagefrequency (GVf ) measurements were measured using a precision semiconductor parameter analyzer (Agilent 4156C) and LCR meter (Agilent 4284A) at room temperature and in the dark, respectively.
Results and Discussion
The forward and reverse IV characteristics of Yb/p-InP Schottky barrier diode measured at room temperature for 0.1 nm/s is shown in Fig. 1 . IV characteristics of Yb/p-InP Schottky diode prepared at different deposition rates are shown in the inset of Fig. 1 . The measured leakage current of Yb/p-InP Schottky diode is 9.8 © 10 ¹5 A at +1 V for deposition rate 0.1 nm/s at room temperature. The observed leakage currents for deposition rates of 0.2, 0.3 and 0.4 nm/s are 6.19 © 10 ¹5 A, 4.33 ©10 ¹5 A and 1.26 © 10 ¹4 A at +1 V, respectively. The best electrical properties are obtained for the diode prepared at 0.1 nm/s at room temperature. Thus, the Yb/p-InP Schottky diode prepared with deposition rate of 0.1 nm/s at room temperature is mainly analyzed in this work. When a SBD is considered with series resistance, it is assumed that the forward current through the SBD is due to thermionic emission (TE) theory, is given by the relation 17) I
where V is the applied voltage, the term IR s is the voltage drop across the R s of the diode, n is an ideality factor, T is the absolute temperature, k is the Boltzmann constant and q is the electronic charge and I o is the reverse saturation current and it can be expressed as
where º b is the zero-bias barrier height, q is the electronic charge, A* is the effective Richardson constant and A is the diode area. The value of º b can be deduced directly from the IV curves if the effective Richardson constant, A* is known (the theoretical value of A* was 60 A cm ¹2 K ¹2 for p-InP 18) ) and is used to deduce º b . The ideality factor n is calculated from the slope of the forward bias ln IV plot in the linear region and it can be described using eq. (1) as
The barrier height (º b ) and ideality factor (n) are determined from the current axis intercept and the slope of the linear region of the forward-bias IV plot using eqs. (2) and (3), respectively. The barrier height and ideality factor of Yb/pInP Schottky barrier diode are calculated as 0.68 eV and 1.24 for deposition rate 0.1 nm/s at room temperature. The values of barrier heights and ideality factors for different deposition rates (0.2, 0.3 and 0.4 nm/s) and deposition temperatures (room temperature, 50, 75 and 100°C) are shown in Table 1 . Our experimental data indicate that the diode has the ideality factor that is greater than unity. Higher values of ideality factor (n) may be due to the presence of a thin interfacial insulator layer and a wide distribution of low-barrier height patches or barrier inhomogeneous and to the bias voltage dependence of the barrier height. 17) The other reason for higher values of ideality factor n could be ascribed to secondary mechanisms which include interface dipoles due to interface doping or specific interface structure with fabrication-induced defects at the interface.
1921) Tung 21) reported that the higher value of ideality factor could be ascribed to the presence of a wide distribution of low-Schottky barrier height patches caused by lateral barrier inhomogeneities. Moreover, the image-force effect, recombination-generation, and tunneling may be possible mechanism that can led to the higher value of ideality factor. 17, 21) The forward bias IV characteristics of Yb/p-InP Schottky diode (see Fig. 1 ) are linear at low forward bias voltage, but deviate considerably from linearity at high voltage due to the effect of series resistance and interface state density. As the linear range of the forward IV plot is reduced, the accuracy of the determination of º b and n becomes poorer. Thus, from the non-linear region of the forward bias IV data, the º b , n and R s can be obtained using a method developed by Cheung and Cheung. 22) Cheung's functions can be expressed as follows:
and
A plot of dV/d(ln I) versus I will be linear yielding R s as the slope and n(kT/q) as the y-intercept from which the ideality factor n will be extracted from eq. (4). To determine the Schottky barrier height and series resistance of Yb/p-InP Schottky barrier diode, the modified Norde function was also employed. 23) The modified Norde's function is defined as
where £ is an integer (dimensionless) greater than the ideality factor, I(V) is the current obtained from the IV curve, and ¢ is a temperature dependent value calculated using ¢ = q/kT. The effective Schottky barrier height given by
where F(V o ) is the minimum point of F(V) and V o is the corresponding voltage. Figure 3 shows a plot of the Norde function F(V) versus V for the Yb/p-InP Schottky barrier diode. The value of series resistance (R s ) can be estimated from the Norde function using In order to understand the current conduction mechanism dominating in the forward bias region of the Yb/p-InP Schottky barrier diode, a forward bias log Ilog V plot is presented in Fig. 4 . Our Yb/p-InP Schottky barrier diode reveals three distinct regions under forward bias which are called as region I, II and III as shown in Fig. 4 . These three linear regions have different slopes that obey I / V m change, here m is the slope of the plot for each linear region and the values are found as 1.50, 5.48 and 2.71, respectively. At low bias region I, the current conduction mechanism exhibits an ohmic behavior, which is due to existing background doping or thermally generated carriers. 24) In the region II, the Yb/ p-InP Schottky diode can be characterized by power law dependence, indicating the charge transport is governed by space charge limited current (SCLC) with a discrete trapping level. In the region III, the value of slope is about 2.71 for the Yb/p-InP Schottky diode. The slope of the plot at high voltages tends to decrease since the device approaches the "trap-filling" limit when the injection level is high whose dependence is the same as in the trap-free SCLC. 25, 26) The forward and reverse bias CV characteristics of the Yb/p-InP Schottky barrier diode measured at room temperature under various frequencies as a function of applied bias voltage are shown in Fig. 5 . As can be seen in Fig. 5 , the capacitance value of Schottky junction is increasing in forward bias till a point where it reaches a maximum value. At low frequencies, the higher values of capacitance are ascribed to the excess capacitance resulting from the interface state density which is in equilibrium with the semiconductor that can follow the alternating current signal. Whereas, the capacitance is not dispersive at higher frequencies, as a result the interface states in equilibrium with the semiconductor do not contribute to the capacitance, as the charges at the interface states cannot follow the alternating current signal. However, at low frequencies the total capacitance is equal to the sum of space-charge capacitance and interface capacitance, whereas the total capacitance arises mostly from the space-charge capacitance at higher frequencies. 27) Under forward bias, measurement of the depletion region capacitance is difficult as the diode is conducting and the capacitance is shunted by a large conductance. But, the capacitance can be easily measured as a function of the reverse bias. Figure 6 shows a plot of 1/C 2 as a function of bias voltage for the Yb/p-InP Schottky diode measured at 1 MHz. In Schottky structures, the depletion layer capacitance can be written as 17) 1
where ¾ s is the semiconductor permittivity of p-InP (¾ s = 12.5¾ o , where ¾ o permittivity of the free space), V do is the diffusion potential at zero-bias and is determined from the extrapolation of the linear C ¹2 V plot to the V-axis. The value of the barrier height can be calculated by the equation 28) The estimated diffusion potential and barrier height of Yb/p-InP Schottky diode are 0.73 V and 0.79 eV, respectively. Our results showed that the barrier heights estimated from IV measurements are considerably lower than those estimated from CV measurements. The reason for the discrepancy is that the current in the IV measurement is dominated by the current which flows through the region of low Schottky barrier height (SBH). The determined IV barrier height is significantly lower than the weighted arithmetic average of the SBHs. On the other hand, the CV measured barrier height is influenced by the distribution of charge at the depletion region boundary and this charge distribution follows the weighted arithmetic average of the SBH inhomogeneity. Consequently, the barrier height estimated by CV is close to the weighted arithmetic average of the SBHs. Also, this discrepancy could be the existence of excess capacitance at the structure due to the interfacial layer (or) trap states in the semiconductor and the existence of the barrier inhomogeneity is the another explanation. 14, 29) Further, the density distribution of the interface states are calculated from the capacitance-frequency (Cf ) measurements of the Schottky diodes using the Schottky capacitance spectroscopy (SCS) method. The SCS measurement is a measurement technique which can provide the required accuracy in determining the variation of interface state capacitance as a function of the forward bias at low frequency.
3033) The experimental capacitance obtained from the Cf measurements approximately equals to the sum of space-charge capacitance (C sc ) and the interface capacitance (C ss ). Accordingly, the capacitance of the devices depends on frequency and it can be described as 3033) C ¼ C sc þ C ss ðat low frequencyÞ ð 11Þ
C % C sc ðat high frequencyÞ ð 12Þ
Based on the Nicolian and Goetzberger, 30) the interface state capacitance is defined as C ss ¼ AqN ss arctanð½¸Þ ½¸ð 13Þ
where¸is time constant and it can be written aş
where · is the cross-section of interface states, V th is the thermal velocity of carrier and N A is the carrier concentration. The interface state density for small values of ½¸equal to 3033)
where A is the diode area. The interface-state capacitance C ss is obtained from the vertical axis intercept of C ss f plots.
For p-type semiconductor, the energy of the interface states E ss with respect to the top of the valance band at the surface of the semiconductor is given by 34) 
where E ss is the energy of the interface states and E V the valence band edge. Figure 7 (a) shows the Cf characteristics of the Yb/p-InP Schottky barrier diode at different bias voltages (0.00.5 V) measured at room temperature. As can be seen from Fig. 7(a) , as the frequency increases, the capacitance shows strong frequency dependency and tends to decrease rapidly, and then became almost constant. At the high frequency region, the capacitance values are originated mostly from the space-charge capacitance only because interface states cannot follow the alternative current signal. Normally, the capacitance measured for a Schottky junction is dependent on the reverse bias voltage and frequency. The frequency and voltage dependence is attributable to the particular features of a Schottky barrier, impurity level, high series resistance, etc. When the frequency is increased, the total capacitance of the diode is affected not only by the depletion capacitance, but also the bulk resistance and related to the hole or electron emission from slowly responding deep impurity levels. 17, 35) Figure 7(b) shows the conductance-frequency (Gf ) charac- teristics at various bias voltages (0.00.5 V) measured at room temperature. It can be seen from figure, the conductance increases with increasing frequency which is due to the fact that the jumping of interface charges increases with frequency of applied voltage. At a given forward bias, the experimental space-charge capacitance values in high frequency region obtained forward bias Cf plots are subtracted from the experimental junction capacitance C, accordingly the interface state capacitance C ss is estimated (C ss f plots are not shown here). The equation (15) is applicable in the plateau region of the C ss f plot and the value of the interface state density N ss for each applied bias voltage can be obtained directly from the ordinate of the plateau. Afterward, eq. (13) is fitted to the experimental values of C ss f to estimate relaxation time of the interface state density¸. To determine the bias dependence of N ss and¸, the fitting procedure is repeated for various values of the bias voltage. 33) Using eq. (16), the dependence of N ss and¸on the bias is converted to a function of E ss . Figure 8 shows the experimental N ss versus E ss E v anḑ versus E ss E v plot obtained from Cf characteristics at room temperature, respectively. It can be seen from Fig. 8 Moreover, the voltage dependent series resistances and frequency of the Yb/p-InP Schottky barrier diode can be estimated from the CVf measurements. According to Nicollian and Brews, 36) the series resistance R s can be described as
where C is the measured capacitance and G is the measured conductance values. The series resistance of Yb/p-InP Schottky barrier diode as a function of the voltage is calculated by using eq. (17) . The voltage dependency of the series resistance for different frequencies is shown in Fig. 9 . It can be seen from Fig. 9 , the peak intensity decreases with increasing frequency. This indicates that the interface states follow the alternative current. However, at high frequency the peak disappears and this suggests that the interface states cannot follow alternative current. In addition, the series resistance of the Yb/p-InP Schottky barrier diode as a function of the frequency is estimated using eq. (17) and it is shown in inset of Fig. 9 . It can be seen clearly from the figure that the resistance rapidly decreases with increasing frequency at low frequencies and then remains almost constant. The frequency and voltage dependency of the series resistance is ascribed to the particular distribution density of interface states. 
Conclusions
In summary, the electrical parameters and interface state properties of the fabricated Yb/p-InP/Pt Schottky barrier diode have been studied by IV, CVf and GVf measurements at room temperature. The determined barrier height and ideality factor of the Yb/p-InP Schottky diode is 0.68 eV (IV)/0.79 eV (CV) and 1.24, respectively. Also, barrier height calculated by Norde method is in good agreement with those obtained by the IV method. The series resistance R s of the Yb/p-InP Schottky diode is determined using Cheung functions and the values are in good agreement with each other. Further, the IV characteristic under forward bias is found to be ohmic conduction at low voltage regions. At higher voltage regions there is space charge limited conduction (SCLC) mechanism. CV characteristics of the Yb/p-InP Schottky diode are also measured at different frequencies at room temperature in the dark. The higher values of capacitance at low frequencies are due to excess capacitance resulting from the interface states that can follow the alternative current signal. Moreover, the energy distribution of the interface states and their relaxation time constants are determined from the Cf and Gf characteristics of the Yb/p-InP Schottky barrier diode at room temperature. The interface state density N ss and the relaxation time¸show a decrease with bias from the top of the valence band toward the midgap. The frequency and voltage dependency of the series resistance is attributed to the particular distribution density of interface states. Experimental results confirmed that the N ss and R s are important parameters that influence electrical properties of Schottky barrier diode.
